|
CoreConnect Model: A cycle-accurate IBM CoreConnect model using Operation State Machines (OSMs)
CoreConnect is a complete model tookit which can model and simulate 32-bit IBM CoreConnect Bus Architecture using Operation State Machine (OSM) models. The concurrency model - the OSM - is based on works by Wei Qin, who developed a fast ARM simulator SimIt-ARM. The specification we used in this study is based on
The Official IBM CoreConnect Website :
Key Features and Highlights
DownloadReferenceX.Zhu, W. Qin, S. Malik, Modeling Operation and Microarchitecture Concurrency for Communication Architectures with Application to Retargetable Simulation , Proceedings of International Conference on Hardware/Software Co-design and System Synthesis (CODES+ISSS), Sep, 2004(PDF, Powerpoint) X.Zhu, S.Malik, "Using A Communication Architecture Specification in an Application-driven Retargetable Prototyping Platform for Distributed Processing", Proceedings of 2004 Design Automation and Test in Europe Conference (DATE 04), Feb, 2004 (PDF ) Wei Qin, Sharad Malik. Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation. Design, Automation, and Test in Europe (DATE), March, 2003. W. Qin, Mescal Architecture Description Language 1.0, Draft. |
| |||||||||||
Send feedback to mescal@gigascale.org | |||||||||||
Contact | |||||||||||
©2002-2018 U.C. Regents |