Home
People
Publications
Multiprocessor Architecture Watch
Concurrency Abstraction Watch
Laboratory

Hardware View

The current design flow for hardware output is based on the design compiler by Synopsys and the verilog desktop by Cadence for simulation. The supported scripts could easily be retargeted to other tool flows. The hardware view allows to specify corresponding tool parameters accordingly.

hardware view window

Send feedback to mescal@gigascale.org
You are not logged in 
Contact 
©2002-2018 U.C. Regents