

---

# Formal Models for Power/Performance Analysis in System-Level Design



Radu Marculescu

Department of Electrical & Computer Engineering  
Carnegie Mellon University  
Pittsburgh, PA 15213

## Outline

---

- Motivation
- Stochastic Automata Networks (SANs)
  - ◆ Application Models
  - ◆ Architecture Models
  - ◆ Mapping
- Experimental results
  - ◆ Implications in the design process



## Steady-State Regime


- Global descriptor:  $Q = \sum_{j=1}^{2E+N} \bigotimes_{i=1}^N Q_j^{(i)}$ 
  - ◆  $\pi \cdot Q = 0$
  - ◆  $\sum_i \pi_i = 1$
  - ◆ Note: we want to avoid the explicit construction of  $Q$ !

- Use iterative methods


- ◆ Complexity reduces to

$$\prod_{i=1}^N n_i \times \sum_{i=1}^N n_i$$

## The Ping-Pong Protocol




## MPEG-2 Decoder



RM

7


## Stateflow (screen shot)



*RM*

8


## Modeling the Application



RM

9


## Dual CPU Case



RM

10


## MPEG-2 Application Analysis



RM

11


## Mapping 1




RM

12

## Modeling the Architecture



## Putting Everything Together




## Outline

- ✓ Motivation
- ✓ Stochastic Automata Networks (SANs)
  - ◆ Application Models
  - ◆ Architecture Models
  - ◆ Mapping
- Experimental results
  - ◆ Implications in the design process

RM

15


## Experimental Setup




RM

16


## Application Modeling




## Environment Modeling




## Platform Models



## Results



## Results




$$P^{(k)} = \sum_{\text{all } i} \pi_i \cdot P_i + \sum_{\text{all } i,j} \lambda_{ij} \cdot P_{ij}$$

RM

21


## Pico-cell Environment



RM

22


## The Encoder - Decoder Pair



RM

23


## Channel Modeling



RM

24


## Source-Channel-Receiver



RM

25


## Buffer Length Variation




RM

26


## Power and Latency



## MPEG Coder with Prioritization




## Complete Application Modeling



RM

29

## Applications that Communicate over Wired and Wireless Channels



RM

30

## Long(er) Term Vision

➤ Concurrency

➤ Granularity/complexity

➤ Analysis

➤ PE Selection

➤ Mapping

➤ Scheduling

Application

Architecture

Communication

➤ Scheme

➤ Topology

➤ Mapping

➤ Scheduling

RM

31

## Integration of the Analysis Module within Metropolis Framework

Design of Function Processes

Design of Communication Media

Design of Architecture Components

Metropolis Infrastructure

Metropolis Point Tools:  
Synthesis/Refinement

Metropolis Point Tools:  
Analysis/Verification

abstract mapping +  
performance numbers

Analysis

scheduling policy +  
adaptation mechanism

RM

32

## Summary

### ▪ Ideas

- ◆ Probabilistic framework
  - > formalization is possible!
- ◆ Analysis driven by environment
- ◆ Application/architecture modeling
  - > Scalability
  - > Flexibility
  - > Concurrency

### ▪ Ongoing work

- ◆ Optimization of the analytical model
- ◆ Scheduling effects
- ◆ On-chip communication analysis
- ◆ Speeding-up simulation techniques