Multi-Valued Logic Synthesis

Boolean Technology Mapping

Berkeley Language and Automata Manipulation

Combinational Verification

Physically-Aware Synthesis

Download Software

People / Contact


With smaller process geometries and increasing chip complexity, the traditional separation of logic synthesis and physical design leads to many iterations for design closure. Our research explores techniques to generate and utilize physical information during logic synthesis to help reduce time to design closure.

placement-aware divisor-extraction

We have developed an incremental placement algorithm that can be used in a variety of placement-aware logic synthesis methods. Given a point placement of a network, using the algorithm it is easy to compute the optimum location for a newly introduced node that minimizes the total increase in half-perimeter wire-length of the placement. We have applied this algorithm to placement-aware common divisor extraction where the goal is to reduce the congestion during routing. Our experiments on industrial and academic test-cases show that this technique significantly reduces congestion.

We are currently trying to extend other logic synthesis operations such as technology mapping with physical-awareness.


  1. S. Chatterjee and R. Brayton, "An Incremental Placement Algorithm and Its Application to Congestion-Aware Logic Synthesis," Proc. ICCAD, 2004 (PDF).
You are not logged in 
©2002-2017 U.C. Regents