Simulation vs. Formal Verification

Simulation vs. Formal Verification

• Simulation
  • Not complete
  • Need to generate expected behavior
  • Difficult to cover corner cases

• Formal Verification
  • Complete wrt specification
  • No need to generate expected behavior
  • Corner cases are automatically taken care of

Previous slide

Next slide

Back to the first slide

View Graphic Version