Non-determinism in Verilog

Non-determinism in Verilog

• $ND construct
  • Creates a non-deterministic signal source
  • Should only be used in an assign statement
  • Should be used only to create non-deterministic constants

/* definition of a wire variable */

wire rand_choice;

/* non-determinism */

assign rand_choice = $ND(0,1);

Previous slide

Back to the first slide

View Graphic Version